Design IP is a key contributor to innovation in the semiconductor industry today. As the complexity and scale of silicon designs increase, so does design and verification time. Design IP enables ...
SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence (Nasdaq: CDNS) today announced a significant expansion of its portfolio of design IP optimized for Intel 18A and Intel 18A-P technologies and certification ...
As today’s SoC designs grow more complex and time-to-market (TTM) pressures rise, designers are looking for techniques to build and update designs easily. Key elements for addressing these SoC ...
Ah, how well I remember the “good old days” when being a digital design engineer involved oodles of fun basking in the sun and playing around with logic gates and not worrying much about anything else ...
TES Electronic Solutions GmbH adds to its Mixed-Signal IP portfolio a new 10-bit SAR ADC IP. The ADC IP is designed for sampling rates up to 125 kS/s and is targeted at integrated diagnosis ...
Reprogrammable NVM IP on TowerJazz 180-nm process technology enables analog IC trimming and in-field calibration without additional masks or process steps Small footprint reprogrammable NVM IP ...
Significantly expanded portfolio of Cadence design IP optimized for Intel's advanced technologies AI-driven digital and analog/custom EDA solutions certified for Intel 18A technology PDK, delivering ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback